

3600 SOFTWARE GUIDE

INTRODUCTION

REVISED 10/19/83

The 3600 is a product which combines the ATARI 2600 hardware with a new graphics chip called ASTRA. The entire 2600 library of cartridges will run on the 3600 as they do on the 2600, but new cartridges designed to access the improved hardware will be able to take advantage of a large number of improvements.

OVERVIEW OF 3600

Ignoring the 2600 environment, which is identical to the ATARI 2600, the 3600 environment is characterized by the following:

(2) 6116's	= 48 bytes of RAM.
6532	= I/O.
TIA	= sounds, some input ports.
Expanded cartridge slot.	
6502/6502	= microprocessor running at 1.79 MHz.
ASTRA	= all video.

Additionally, there is a protection circuit which verifies that each cartridge has the correct encrypted data before enabling 3600 mode, decryption will be covered in another document, but see Appendix 1, 3600 Memory Map, for information about reserving space for encryption.

6116's

There are two (2) 6116 2Kx8 RAM chips on the 3600 PCB board. Together they occupy addresses x'1600' to x'17FF'. They are also partly accessible (shadowed) at addresses x'0040' = x'00FF' and x'0100' = x'11FF' to extend zero page (quick access) RAM and first page (stack) RAM. Refer to the memory map appendix for further information.

6532

This chip is used only for I/O in 3600 mode, whereas in 2600 mode it also supplies all RAM and timers. Its functions are more limited because its speed is not fast enough for normal operation. Any access to this chip (joystick, and switch I/O) will cause the microprocessor to slow to 1.19 MHz. The ports and switches connected through the 6532 are joystick (Directional), game, game_select, open_catch, and difficulty switches. The 6532 can be used to generate output through the joystick ports as well. For address information on 6532 ports and switches, refer to Appendix 2, Standard 3600 Equates.

TIA

The TIA is only partly accessible in 3600 mode. While it occupies addresses x'0000' = x'0037' in 2600 mode, only the section at

'6860' - '6860' is available in 3600 mode. The only significant
(useable) registers of these are the word related registers and the
input ports (fire buttons, paddle controllers). Any access to the TIA
will cause the processor to slow from 1.73 MHz to 1.13 MHz.

CARTRIDGE SLOT

The cartridge slot is larger for 3600 mode cartridges. The
additional lines are: three (3) address lines (of all 16 address
lines appear on the cartridge connector); the READ/WRITE line, so that
data may be added to memory easily; the phase 2 clock line
in order to add another microprocessor on the cartridge and have it
synchronized with the existing Sally chip; an audio line so that one
may mix in audio signals generated on the cartridge; a composite video
line, so that external video signals may be included; and the R/W
line, to enable the cartridge to distinguish RAM ROM accessed from
SALLY ROM accessed.

SALLY 163841

This is the microprocessor, which is also used in the ATARI
2600. The only thing special about the Sally chip is that it has a
RESET line, which allows the functionality described above.

SALLY

This is the custom chip which is the heart of the 3600. It
handles all graphics and video including the VIDE and VOLUME signals.

OVERVIEW OF RAM

GRAPHICS

RAMA does not employ the concepts of players, missiles, and
playfield, as do the 2600 and 3200. Instead RAMA uses an approach to
graphics commonly used in computer-generated games. Each raster of the
display may be thought of as a bit map. This map is contained in an
area of the RAMA chip called the Line RAM. Information is first
loaded into the Line RAM, then later read from Line RAM and displayed
on the screen.

Consider for a moment just one raster of display. One would
compose this raster's graphics by storing data into Line RAM. This is
done by specifying what data should be put at what horizontal
location. Graphics may be specified in small pieces, and overlapped.
The order in which pieces of a raster are specified determines object
priority with the last object specified on top.

When graphic data is specified to be stored into Line RAM, it
will reference any one of eight 16 color palettes. Each pixel of data
will take on any one of three (1) colors from the specified palette,
or may be turned off (transparent). Again, the Line RAM contains only
one raster of graphic information. There are actually two Line RAM

buffer, while one is being read (displayed), the other is being written for display the next raster. This means that the construction of graphics for a raster may take as long as, but no longer than, one raster, and that graphics must be stored into Line RAM as a raster by raster basis.

The only limit to the number, and size of objects on one scan line is the amount of time it takes to load each into Line RAM, as all loading must occur during one scan line.

RAMBLA

There are a total of 362 rasters per frame (1/60th second). The "visible" screen (during which RAMBLA attempts display) starts on raster 14 and ends on raster 359. The area found visible on all television sets starts on raster 41 and ends on raster 333, 192 scan lines later. Any display outside this area may not appear on all televisions. See Appendix 4, Frame Timing, for more details.

Display is accomplished automatically by RAMBLA and consists of two tasks: constructing the Line RAM, and displaying the graphics. These happen simultaneously in RAMBLA. Construction of Line RAM is automatically initiated every raster by RAMBLA, and is directed by a predefined list of instructions called the Display List. Line RAM construction occurs through a process called Indirect Memory Access. This means that the 6502 (SALLY) processing is suspended while RAMBLA comes in and interrogates the RAM and ROM for display list and graphics information, ROM will access every "visible" scan line and lasts no longer than one scan line, because the Line RAM being constructed is displayed on the following scan line. RAMBLA will read each Display List one line before it is actually displayed. All Line RAM is cleared on a line by line basis and background color will be displayed if no data is written.

Display List

RAMBLA is mainly concerned with reading the Display List. This is a list of instructions for where to find graphics data, where to put it on the screen, and other details for constructing a scan line. The Display List is made up of many "headers." Most headers are four (4) bytes long (the exception is discussed later). If the second byte of a header is zero, it indicates the end of the Display List, and ROM will stop, allowing the 6502 to continue processing. The format of the header is as follows:

CONFIDENTIAL

This document contains confidential proprietary information of the GENERAL COMPUTER COMPANY (GCOM) which may not be copied, disclosed or used except as expressly authorized in writing by GCOM.

A7	A6	A5	A4	A3	A2	A1	A0
F2	F1	F0	F4	F3	F2	F1	F0
A15	A14	A13	A12	A11	A10	A9	A8
B7	B6	B5	B4	B3	B2	B1	B0

cc

L O W A D D R E S S	
PALETTE	W I D T H
S C A N A D D R E S S	
H O R I Z O N T A L P O S I T I O N	

where:

ADDRESS (A15-A0) - Address of graphics information.
 PALETTE (F2-F0) - Before to color palette 4-7.
 WIDTH (B8-B0) - 2's complement of width.
 Specifies number of bytes of graphics data to return: values 1-11.
 HORIZONTAL POSITION (B7-B0) - X location on the screen where left edge of graphics is to be placed.
 0=150 w/ Visible.
 151-255 w/ Not visible.
 Wrap around occurs at 255/0 boundary.

Each header is concerned with one graphics item, which can be any width. If ten objects should appear on a scan line, the display list for that scan line would be ten (10) headers long, followed by two (2) bytes, the first of which is ignored, and the second of which should be zero to and D8A.

CONFIDENTIAL

This document contains confidential, proprietary information of the
 GENERAL COMPUTER COMPANY (GCOMCO) which may not be
 disclosed or used outside of GCOMCO. It is the property of

A Display List may cross only one page boundary, so it can be no more than 312 bytes long. Additionally, Display Lists must be in RAM, due to the required access time.

Display List List

MARIA locates the Display Lists by reading a Display List List (referred to as DLL from now on). This list is a series of 1 byte entries. Each entry points to a Display List. Included in each entry is a value called OFFSET, which indicates how many rasteres should use the specified Display List. OFFSET is decremented at the end of each raster until it becomes negative, which indicates that the next DLL entry should now be read and used. Each time graphics data is to be fetched, OFFSET is added to the specified high address byte, to determine the actual address where the data should be found. This allows one display list to specify many rasters of graphics. Without OFFSET the only approach to graphics is to have a display list for each raster, and a DLL for each display list. Not only would this use a lot of RAM, but it would also take quite a bit of processing time to reinitialize these Display Lists when objects move. Because OFFSET is added to the high address byte, each raster of graphics for an object must be separated by 2¹²⁸ bytes, or one page.

The group of rasters specified by one DLL entry is called a "row." Again, the number of rasters in a row equals OFFSET+1. Larger screens mean less RAM is needed for DLLs, Display Lists, and Character Maps (see previous below), but upon consideration of how to use screens, you will realize that to achieve smooth vertical motion each step must be padded at top and bottom with zeros. For example, if the top raster of an object is to appear on the last line of a 16 high screen, it must have 15 lines of zeros above it. If that object is 8 pixels (2 bytes) wide, and its top line of data is located at x'CF04' and x'CF04', then you will need two bytes of zeros at x'F604', x'D104', x'D204', x'D304', ..., and x'D504' (remember that OFFSET decrements). As this can add up to many pages of zeros, you can specify that MARIA should interpret certain data as zeros, even if it isn't. This is called "Holey DMA" because DMA will see "holes" in the data that aren't really there. This can be enabled and disabled on a screen by screen basis via a DLL entry. Holey DMA has been sized at 8 or 16 raster zones, but will have the same effect for other screen sizes. MARIA can be told to interpret odd 4K blocks as zeros, for 14 high screens, or odd 32 blocks as zeros for 8 high screens. This will only work for addresses above x'8000'. This means that these blocks can hold meaningful code, or tables, or graphics data used in a screen where Holey DMA is not on.

One of the bits of a DLL entry tells MARIA to generate a Display List Interrupt (DLI) for that screen. The interrupt will actually occur following DMA on the last line of the PREVIOUS screen. This interrupt is non-maskable, and causes the processor to go to the address specified by the MMU vector at x'FFFF' and x'FFFF'. This interrupt in no way affects DMA, so processing will still be suspended at the beginning of the next raster.

The format of a 1 byte DLL entry is as follows:

DATA	BLK	BS	0	OFFSET
			1	HIGH B.L. ADDRESS
			0	LOW B.L. ADDRESS

where:

- DATA - Display List Interrupt flag.
0 => No DATA.
1 => Interrupt after DMA on last line
of previous page.
- BLK - 8 high zeros Block DMA enable.
0 => Not enabled.
1 => Enabled. DMA interprets odd as blocks
of zeros. (All high => data=0)
- BS - 8 high zeros Block DMA enable.
0 => Not enabled.
1 => Enabled. DMA interprets odd 32
blocks as zeros. (All high => data=0)
- OFFSET - current starting value,
4 bits only.
- BL ADDRESS - Address of display list for this page.

A Display List List may cross only one page boundary, so it
can be no more than 8192 bytes long. Additionally, Display List Lists
must be in RAM, due to the required access time.

MODES

DMA Modes


There are two modes for specifying graphics data. The first, called Bitmap mode, is what has just been explained, where a header (in the Display List) points directly to graphics data. The other mode is called Indirect or Character mode, and is somewhat different in that the header points to a Character Map, which in turn points to graphics data. Indirect mode is selected by every header that requires it via an extended (2 byte long) header. The format of this header is as follows:

CONFIDENTIAL

The document contains confidential proprietary information of the
GENERAL COMPUTER COMPANY (GENERAL) which may not be
copied, disclosed or used except as expressly authorized in writing by
GENERAL.

AT	A8	A9	A10	A11	A12	A13	A14	A15
WR	1	IND	0	0	0	0	0	0
A15	A14	A13	A12	A11	A10	A9	A8	A7
A2	A1	PD	W4	W3	W2	W1	W0	WT
WT	WS	WS	W4	W3	W2	W1	W0	WT

SC



where:

ADDRESS (A15-A0) = Address of graphics information.
NODE BITS: WR = Write mode bit,
0 → 16x2 or 32x4
1 → 32x8 or 64x16
IND = 0 → Direct mode,
1 → Indirect mode.
PALETTE (W5-W0) = Refers to color palette 0-7.
WIDTH (W4-W0) = 1's complement of width.
Specifies number of bytes of graphics
data to fetch: values 1-32.
POSITION (W3-W0) = X location on the screen where left
edge of graphics is to be placed.
0-128 → Visible.
128-256 → not visible.
Wrap around occurs at 256/8 boundary.

There is an added bonus to five byte headers. Because the end of DMA is indicated by the presence of a zero in the second byte of a header, and in a five byte header the width byte is not the second but the fourth, a width of zero is valid in an extended header, and will be interpreted as a value of 12.

Indirect mode, when selected, only lasts as long as the corresponding header is being processed. RAMIA will return to Direct mode before the next header is read.

In indirect mode, the width indicates how many Character Map references to make, where each Character Map entry points to one line of graphics data (the Character Map can point to two (2) consecutive bytes of graphics, see CCM under REGISTER). The idea behind Character (Indirect) mode is to let it to specify a great amount of graphics with only one header. The graphics start at the horizontal location specified by the header and each character (graphics referred to by one Character Map entry) is inserted to the right of the previous one. One Character may be changed without affecting the others by altering the Character Map entry corresponding to that character. This is ideally suited for backgrounds such as the maze and dots in Ms. Pacman.

The Character Map is composed of W entries, where W is the specified width and each entry is one byte long, each entry is a low address byte of a character, and the high address byte is specified by the Character Base register (see CCM under REGISTER). This means that each character on a scan line must have the same high address byte (all on the same 256 byte page).

Display Modes

The normal display mode is 160 mode, where the screen is divided into 160 pixels horizontally. Typically graphics are done in 160x3 mode, where there are two color bits specified for each pixel, and these two color bits refer to one of the eight palettes. Alternatively, one may specify graphics in 160x4 mode, where there are four color bits per pixel. In this mode, each byte of graphics data would specify only two (2) pixels of graphics, if higher resolution is preferred. 320x1 mode is the common choice, where the screen is divided into 320 pixels horizontally and each pixel has one color bit. A more colorful lined mode is also available with two color bits per pixel.

Selection of a particular mode is accomplished through two separate operations: specification of WRITE MODE, and specification of READ MODE. WRITE MODE is specified via the WE bit of an extended (5 byte) header, as described above. READ MODE is specified via the CBL register. Both of these specifications will remain in effect until re-specified. WRITE MODE is not initialized by RAMIA on power-up, and must be initialized by the cartridge before any display occurs. The reason for specifying WRITE MODE via an extended header, is to allow the programmer to change from 160x2 to 160x4 (or from 320x2 to lined).

© 1984 INTEL CORPORATION

This document contains confidential proprietary information of the
INTEL COMPUTER COMPANY (INTEL) which may not be
copied, reproduced, or distributed outside of INTEL COMPUTER COMPANY
BY CONTRACT.

or vice-versa) during the read for a particular scan line. For more information about modes see CTRL under REGISTERS.

REGISTERS

The location of the MASK registers which control the display is shown in Appendix 1, 3860 Memory Map.

Palettes

The palette registers are used to specify colors for the graphics. There are eight palettes, and each contains three colors. The colors themselves are specified in the form:

C3	C2	C1	C0	L3	L2	L1	L0
----	----	----	----	----	----	----	----

where C3-C0 is the color, and L3-L0 is the luminosity, for a total of 256 different hues.

The palette registers are labeled P0CL, P0CH, P0CB, P1CL, P1CH, P1CB, P2CL, P2CH, ..., P7CL, P7CH, P7CB. A pixel whose two color bits are "10" and which refers to palette three (3) would be colored based on the value in P0C2. Color zero of any palette is transparent; additionally, there is a register called BACKGROUND used to specify background color. All the palettes and BACKGROUND are RAM/ROM, but they must be read using "absolute, index" addressing of the 68020.

OFFSET

The OFFSET register is a 4 bit value which gets added, successively, to the high address bytes of any graphics data (each, whether Direct or Indirect). This register is Internal to MASK, and is set by each Display List List entry.

In a previous incarnation, the OFFSET register occupied a memory address. This address is now vacant, but you should ~~ADDRESS ZERO~~ make an POWER-UP TO ALLOW FOR FUTURE EXPANSION.

CHARADDR

The CHARADDR register serves to specify the high address for any graphics data fetch in Character (Indirect) mode. As you recall, the Character Map (pointed to by the Header in the Display List) specifies the low address bytes of graphics data. Each of these low address bytes is concatenated with the sum of CHARADDR + OFFSET, to give the full 16 bit addresses of where the graphics data should be found. The CHARADDR register is WRITE ONLY.

DATA

DATA stands for Display List Address Register High, and this is the register which contains the high address byte of the display list list. This register is **WRITE ONLY**. The display list list may cross one page boundary, in which case DATA is internally incremented, then reset at the end of the visible screen, as it is valid for the next frame. This register (and DPFL) should be written to before DMA is turned on. Once DMA is on, SPFR and DPFL may be written at any time, as they are only read at the beginning of the screen.

DPFL

This register is used to specify the low address byte of the display list list. It, too, is **WRITE ONLY**.

STATUS

STATUS is a **READ ONLY** register which communicates the status of vertical blank (see bit 7 (Q00)). When this bit is 1 VBLANK is on. When VBLANK turns off, DMA will begin according to your display list. This transition occurs at raster 16 of the frame.

CTRL

The CTRL register is a **WRITE ONLY** register used to control many of the modes of RAMA. Through this register one can control whether the background color extends off the edge of the TV (horizontally), beyond the area where graphics may be positioned, or whether the background color stops at the horizontal limits of graphics and thus border area appears black. This border area is an area which appears independently on various television sets.

CTRL also specifies whether characters (in Character mode) are one or two bytes wide. That is, in Character (Indirect) mode, whether one, or two bytes of graphics data should be fetched at the address specified to by the Character Map entry and command. The advantage of two bytes characters is that the same number of pixels can be specified with half as many Character Map entries. The disadvantage is that when changing one character, twice as much of the screen is affected.

This register also controls whether the color burst signal is generated or not. If color burst is turned off, the graphics are, of course, displayed in black and white, but with a greater clarity than if the gray scale colors (8'00" - 8'FF") were used.

Another bit of CTRL enables "Transpare" mode which eliminates transparency, so that any pixel of color "0" will be background color, rather than transparent. For the derivation of this name see the ROM boot-up game *Transpare*.

DMA may be turned on or off via the CTRL register. At power-up DMA is off, and must be turned on by the cartridge. This should not be done until after SPFR and DPFL have been stored (so that DMA doesn't

try to read a bit from an undefined location). DMA should be turned on
DURING VBLANK, and never during the screen (registers 14-218). If DMA is
off the screen will continue to display the background color.

Finally, CTRL is where the READ MODE portion of the graphics
mode is selected (remember the WRITE MODE portion is selected via an
extended header). WRITE mode controls the way data is written into
line RAM, and READ mode controls the way line RAM is interpreted and
translated to the screen. Because READ MODE affects the scan line
being displayed, changes to READ MODE should happen at the beginning
of the scan line to be affected.

The WRITE MODE selects between a.) 160x2 or 320x1 and b.)
160x3 or 320x3. The Read mode selects between a.) 320B or 320C, b.)
160B or 160C, and c.) 160A(x3) or 160B(x4). The following table should
be more informative:

MODE	RW	RL1	RL2
160A	0	0	0
160B	1	0	0
320A	0	1	1
320B	1	1	0
320C	1	1	1
321D	0	1	0

320A mode is a true 160x1 mode, pixels that are "on" refer to
color two (1) of the specified palette. Pixels that are off are
transparent (or background color if "background" mode is on). In 320B
mode, which is a 320x1 display mode, only the most significant palette
bit is used. This means that either palette zero (0) or palette four
(4) is used. If "background" mode is off, transparency will work
differently for 320 modes. Consider a pair of 160-pixel pixels which
make up one 160-pixel pixel. If either pixel of the pair is off, it
will not be transparent, but will take on background color instead. If
both pixels are off, they will be transparent. With "background" mode
on, things work as one would expect them to work in this mode. Another
factor concerning 320 modes is that the horizontal positioning still
happens like 160 mode. This means that in 320 modes, objects can only
be positioned in 1 pixel increments.

320C and 320B are display modes somewhat similar to 320B and
160A, respectively. They are what you would get if you changed WRITE
mode without changing READ mode (such as changing modes during a scan
line). If you were in 320A mode, and wanted to include a character
with more colors on the line, changing modes would give you 320C mode.
Likewise, changing from 320B on the fly would give you 320D mode. The
way data is interpreted for 320C and 320B will be explained later on.

In 160x4 mode, again only the most significant palette bit is
used (note that 160x1 and 160B share the same WRITE mode setting).
Because there are more color bits than each palette can handle, the
palettes are combined in 160x4 mode so you may choose between the
combinations of 0-3 and 4-7. The net result of 160x4 mode is twelve

(11) colors, where colors are (1) in PCL or PCL, two (2) in PCL or PCL, five (3) in PCL or PCL, six (6) in PCL or PCL, #00, and colors 8, 9, 10, and 11 are transparent.

The CTBL register is arranged as follows:

CR	D01	D02	CR	BC	BR	BL	BR0
----	-----	-----	----	----	----	----	-----

where:


CR	=	Color Kill.
	0 =>	Normal color.
	1 =>	No color present.
D01, D02	=	DMA control.
	0 =>	Test A (D0 NOT D01) :
	1 =>	Test B (D0 NOT D02) :
	2 =>	Normal DMA.
	3 =>	No DMA.
CR	=	Character Width.
	0 =>	Two (16) byte characters.
	1 =>	Single byte characters.
BC	=	Border Control.
	0 =>	Background color border.
	1 =>	Black border.
BR	=	"Banquo" Mode switch.
	0 =>	Transparency.
	1 =>	"Banquo" mode: no transparency.
BL, BR0	=	Read Mode.
	0 =>	160x2, or 160x4
	1 =>	Not used.
	2 =>	320x2, or 320x4.
	3 =>	320x4, or 320x8.

(WARNING: TEST A (D0 = 0) and TEST B (D0 = 1) should NOT be used! These are for testing the chip at manufacturing time, and may cause irrecoverable problems, as well as possible DAMAGE TO THE BASIC DRIVETRIM.)

The coding of graphics data is straightforward for most of these modes. In 160x4 mode, each pair of bits is accepted so that the leftmost pixel's color is specified by the most significant pair of bits, and the rightmost pixel by the least significant pair of bits.


CONFIDENTIAL

This document contains confidential, proprietary information of the GENERAL COMPUTER COMPANY (GCC). It may not be copied, disclosed or used except as expressly authorized in writing by GENERAL.




160x1

In 160x1 mode, the data is read as follows: the left pixel's color is specified by bits 1, 2, 7, 8 (where 1 is RSB, 8 is LSB). The right pixel is specified by bits 1, 0, 3, 4 (where 1 is RSB, 4 is LSB).



160x1

320x1 mode is a direct mapping, like 160x1, except that each bit specifies the color of one pixel.




320A(x1)

CONFIDENTIAL


This document contains confidential, proprietary information of the GENERAL COMPUTER COMPANY (GENERAL) which may not be copied, disclosed or used except to employees authorized to receive it by GENERAL.

The document contains confidential proprietary information of the
GENERAL COMPUTER COMPANY (GCOM) and may not be
copied, reproduced, or used except in accordance with GCOM's COMPANY
POLICY.

3200 mode works as follows:



3100 mode allows more colors than 3200, but cannot really be called 3200. In this mode, some of the graphics data goes to specifying palettes, which is somewhat non-standard. If a pixel is on, it is color two (3), and if it is off, it is transparent, or background color (same as 3200 and 3280). The palette is determined by combining the most significant palette bit with two data bits, so each byte of graphics can refer to a different palette. The palette for the leftmost pixel is specified by P2, P1, and P0 (where P means a palette bit), and D means graphics data bits, and the graphics are specified by P1. The next pixel right uses the same palette, and uses D0 for data. The next pixel right uses a palette specified by P2, P1, and D0, and uses D0 for data. And the rightmost pixel uses the same palette, but D1 for data. The mapping for 3100 mode is as follows:



3280 mode is a little confusing, too. Every pixel refers to the same palette but palette bits affect the color of the pixels. The only palette bit used for palette definition is the most significant bit (same as 3200), so only palettes zero (0) and four (4) will be referenced. For color selection there is really more than one bit per pixel. The graphics data bits are used as follows: each is the most significant bit of a two bit pair, not the least significant bit of this pair is either P0 or P1 (where P again means palette bit). If the specified palette is 0 or 4 (where P0 and P1 are zero), this is a normal 3200L mode, like 3200. But if the specified palette is 1,

palette 4 will be used, and certain pixels will be either color 1 or 2, and others will be 0 or 3. A picture's worth a thousand words, so:

palette	
bits	00 01 02 03 04 05 06 07
color	00 01 02 03 04 05 06 07
bits	71 68 51 49 31 28 11 00
pixels	
graphics	
byte	

3200

CONFIDENTIAL

This document contains confidential proprietary information of the LITERAL COMPUTER COMPANY (LCCP) which may not be copied, disclosed or used except as expressly authorized in writing by LCCP.

APPENDIX 1: 2600 MEMORY MAP

The memory map of the 2600, graphically illustrated on the next page, is in many ways similar to that of the 2608, with the addition set only of RAMDA, but also of 4K of RAM. This RAM is shadowed (responds to other addresses) in zero, first, second, and third pages, the first two of these being significant. You will notice the absence of the 128 bytes of 4332 RAM that make up zero page RAM in the 2608. This is because of a speed discrepancy with the 4332. It's RAM has moved to an area in page four (4) and may not exist in future versions of the RAMDA chip, so it should not be used.

	FROM	TO
1.	TIA	0000 0000 0000 0000 - 0000 0000 0001 1111
2.	RAMDA	0000 0000 0010 0000 - 0000 0000 0011 1111
3.	4332 PORTS	0000 0010 1000 0000 - 0000 0010 1111 1111
4.	4332 RAM (4K x 16)	0000 0000 1000 0000 - 0000 0000 1111 1111
5.	RAM	0001 1000 0000 0000 - 0010 0111 1111 1111
6.	RAM SHADOW	0000 0000 0100 0000 - 0000 0000 1111 1111
7.	RAM SHADOW	0011 0000 0000 0000 - 0012 1111 1111 1111

where: 0 means "Don't Care," and A means the bits may be 1 or 0, but are not ignored. Entries 3 and 6 indicate that pages of RAM from x"1000" - x"27FF" appear in zero, and first pages. The last entry indicates that the last 2K block (x"2100" - x"27FF") is repeated at x"2800", x"3000", and x"3800" making this 6K area a series of 2K shadows.

For encryption purposes, the 128 bytes from x"FF7A" - x"FFFF" must be left free. Put zero in this area until encrypted.

CONFIDENTIAL

This document contains confidential proprietary information of the GENERAL COMPUTER COMPANY (GENCO-VI) which may not be copied, disclosed or used except as originally authorized in writing by GENERAL.

8	DATA REGISTERS	1FFx
200x	DATA REGISTERS	3FFx
400x		
	DATA	
	(40000 Bytes Total)	
1000x		4FFx
	SHADOW OF PAGE 0	
	(TIB AND SERIAL)	
1400x	RAM	13FFx
	(40000 Bytes Total)	
2000x	SHADOWED	1FFx
2800x	6532 status	3FFx
4000x	AVAILABLE	3FFx
4800x	BT = 0000 1111 0000 0000	4FFx
	AVAILABLE	13FFx
18000x		
	DATA	
20400x	Block zero address	20FFx
	DATA	
21400x	Block one address	21FFx
	DATA	
28000x	Same as 20000-27FF	27FFx
40000x		3FFFx
	AVAILABLE	
FF7Ax	BT = 00000000 1111 0000 0000	FFFFx
	BT = 00000000 1111 0000 0000	FFFFx

CONFIDENTIAL

This document contains confidential, proprietary information of the
 GENERAL COMPUTER COMPANY (GCP) (GCP) which may not be
 copied, disclosed or used except as expressly authorized in writing by
 GCP.

The document contains confidential proprietary information of the COMPANY
 1600 CORPORATION COMPANY (GENERAL ELECTRIC CO.)
 and, disclosure of which except as explicitly authorized in writing by
 GENERAL,

APPENDIX 3: STANDARD 3400 REGISTERS

INPUTCTRL	EQU X'01'	INPUT PORT CONTROL ("VOLUME" IN VIA)	NO
AUDIO	EQU X'15'	AUDIO CONTROL CHANNEL 0	NO
AUDIO1	EQU X'16'	AUDIO CONTROL CHANNEL 1	NO
AUDIO2	EQU X'17'	AUDIO FREQUENCY CHANNEL 0	NO
AUDIO3	EQU X'18'	AUDIO FREQUENCY CHANNEL 1	NO
AUDVOL	EQU X'19'	AUDIO VOLUME CHANNEL 0	NO
AUDVOL1	EQU X'1A'	AUDIO VOLUME CHANNEL 1	NO
INPUT1	EQU X'02'	PALETTE CONTROL INPUT 0	NO
INPUT2	EQU X'03'	PALETTE CONTROL INPUT 1	NO
INPUT3	EQU X'04'	PALETTE CONTROL INPUT 2	NO
INPUT4	EQU X'05'	PALETTE CONTROL INPUT 3	NO
INPUT5	EQU X'06'	PLAYER 1 FIRE BUTTON INPUT	NO
INPUT6	EQU X'07'	PLAYER 1 FIRE BUTTON INPUT	NO
BACKGND0	EQU X'20'	BACKGROUND COLOR	NO/N
PAL01	EQU X'21'	PALETTE 0 - COLOR 1	NO/N
PAL02	EQU X'22'	- COLOR 2	NO/N
PAL03	EQU X'23'	- COLOR 3	NO/N
WAITSC	EQU X'24'	WAIT FOR SYNC	STROBE
PAL01	EQU X'25'	PALETTE 1 - COLOR 1	NO/N
PAL02	EQU X'26'	- COLOR 2	NO/N
PAL03	EQU X'27'	- COLOR 3	NO/N
INPUT7	EQU X'28'	MARIA STATUS	NO
PAL01	EQU X'29'	PALETTE 2 - COLOR 1	NO/N
PAL02	EQU X'2A'	- COLOR 2	NO/N
PAL03	EQU X'2B'	- COLOR 3	NO/N
DISPLAY	EQU X'30'	DISPLAY LIST LIST POINT HIGH	NO
PAL01	EQU X'31'	PALETTE 3 - COLOR 1	NO/N
PAL02	EQU X'32'	- COLOR 2	NO/N
PAL03	EQU X'33'	- COLOR 3	NO/N
DISPLAY	EQU X'34'	DISPLAY LIST LIST POINT LOW	NO
PAL01	EQU X'35'	PALETTE 4 - COLOR 1	NO/N
PAL02	EQU X'36'	- COLOR 2	NO/N
PAL03	EQU X'37'	- COLOR 3	NO/N
CHARBASE	EQU X'38'	CHARACTER BASE ADDRESS	NO
PAL01	EQU X'39'	PALETTE 5 - COLOR 1	NO/N
PAL02	EQU X'3A'	- COLOR 2	NO/N
PAL03	EQU X'3B'	- COLOR 3	NO/N
OFFSET	EQU X'3C'	FOR FUTURE EXPANSION - STORE VIDEO HERE	NO/N
PAL01	EQU X'3D'	PALETTE 6 - COLOR 1	NO/N
PAL02	EQU X'3E'	- COLOR 2	NO/N
PAL03	EQU X'3F'	- COLOR 3	NO/N
CTRL	EQU X'40'	MARIA CONTROL REGISTER	NO
PAL01	EQU X'41'	PALETTE 7 - COLOR 1	NO/N
PAL02	EQU X'42'	- COLOR 2	NO/N
PAL03	EQU X'43'	- COLOR 3	NO/N
SWCHA	EQU X'200'	PC, PI JUSTICE DIRECTIONAL INPUT	NO/N
SWCHB	EQU X'201'	CONSOLE SWITCHES	NO
SWCHA	EQU X'202'	I/O CONTROL FOR SWCHA	NO/N
SWCHB	EQU X'203'	I/O CONTROL FOR SWCHB	NO/N

APPENDIX 3: DMA TIMING

There is some uncertainty as to the number of cycles DMA will require, because the internal MM811 chip timing specification is 7.16 nsec, while the 6501 runs at either 1.79 nsec or 1.18 nsec. As a result, it is not known how many extra cycles will be needed in DMA startup/shutdown to make the 6501 happy. It is even possible for the 6501 to be in the middle of a long (DMA or 6501) access when it is to be halted, so the uncertainty goes up to about 3 cycles.

All times listed below refer to 7.16 MHz cycles.

DMA startup	9 - 9	cycles
Header (4 bytes)	9	cycles
Header (3 bytes)	12	cycles
Graphics Header:		
Direct	3	cycles
Indirect/1 byte	6	cycles
Indirect/2 byte	9	cycles
Character Map access	3	cycles
Shutdown Times:		
Last line of page	10 - 13	cycles
Other lines in page	4 - 7	cycles

End of **VALMAX** is made up of a DMA startup plus a long shutdown.


DMA does not begin until 7 nsec (1.18 nsec) cycles into each page line. The significance of this is that there is enough time to change a color, or change CRT before DMA begins, and during MM811 (before display begins). This figure should, however, be included in any DMA usage calculations.

Another timing characteristic is that there is one nsec (7.16 MHz) cycle between DMA shutdown and generation of a BLI.

DISCLAIMER

This document contains confidential, proprietary information of the GENERAL COMPUTER COMPANY (GCOM) which may not be copied, disclosed or used except as expressly authorized in writing by GENERAL.

APPENDIX A: FRAME TIMING



CONFIDENTIAL

This document contains confidential, proprietary information of the
GENERAL COMPUTER COMPANY (GENERAL) which may not be
copied, disclosed or used except as expressly authorized in writing by
GENERAL.